# Harnessing ISA Diversity: Design of a Heterogeneous-ISA Chip Multiprocessor


**Ashish Venkat** Dean M. Tullsen University of California, San Diego





#### Heterogeneous Chip Multiprocessors

- Commonplace in both general-purpose and embedded worlds.
- Heterogeneity is often exploited in two fundamental dimensions:-
  - Core Specialization:
     accelerate the performance
     of certain workloads
  - Micro-architectural
     Heterogeneity: use small power-efficient and large high performance cores






#### Heterogeneous Chip Multiprocessors


63% speedup
OR
69% energy savings with
3% performance loss\*

Restricting cores to a single ISA eliminates an important dimension of heterogeneity



#### Why is ISA-heterogeneity advantageous?

- Enables ISA-microarchitecture co-design
  - There is significant synergy in combining heterogeneous-ISAs with heterogeneous hardware
- Exploits ISA-affinity
  - Applications have a natural ISA preference





#### Harnessing ISA diversity

- In our design space exploration, we employ three modern ISAs:
  - ARM's energy-efficient Thumb ISA
  - The high performance x86-64 ISA
  - The simple and traditionally-RISC Alpha ISA
- They encompass several axes of ISA diversity
  - Code density, instruction complexity, register pressure, predication support, floating-point arithmetic vs emulation and SIMD processing



#### However...

#### To fully harness ISA diversity, execution migration is critical


#### **Execution Migration**

 Allows an application to execute on the ISA of its preference, during different phases of execution

Allows switching execution to a low power core when the


power cord is plugged out

Enables load balancing





#### Execution Migration in a Heterogeneous-ISA CMP






#### Outline

- Motivation
- ISA diversity
- Design Space Exploration
  - Navigation and Optimization
  - Inference: ISA-microarchitecture co-design
  - Inference: ISA-affinity
- Compilation and Runtime Strategy
- Key Points




## ISA diversity: Code Density



- Alpha: fixed-length encoding
- x86-64: variable-length encoding
- Thumb: code compression



#### ISA diversity: Instruction Complexity




**Dynamic Instruction Count (normalized to Alpha)** 

- Thumb: reduced encoding space (2-operand instructions)
- Alpha: load-store ISA (3-operand instructions)
- x86-64: 2-operand instructions + complex addressing modes




## ISA diversity: Register Pressure



- Thumb: Eight 32-bit INT registers
- Alpha: Two banks of thirty-two 64-bit INT and FP registers
- x86-64: Sixteen 64-bit INT and Sixteen 128-bit SSE registers



## ISA diversity: Register Pressure



#### Register File Tradeoffs:

- Size and Power Dissipation: thumb < x86-64 < alpha</li>
- Register Pressure: x86-64 < alpha < thumb</li>



## ISA diversity: Feature Sets


- Floating-point operations in Thumb
  - Emulated in software or execution is migrated to a different core
  - Thumb cores don't include FP instruction windows, register files, and functional units – 30% savings in area and 20% reduction in TDP
- SIMD operations in Alpha
  - Primitive: allows pack, unpack, max and min
  - We forgo SIMD units in Alpha to save area and power



#### Why is ISA-heterogeneity advantageous?


- Enables ISA-microarchitecture co-design
  - Does ISA diversity complement micro-architectural heterogeneity?

- Exploits ISA-affinity
  - Does ISA diversity enable ISA affinity?





#### Does ISA diversity enable ISA affinity?



- Phase 1 prefers x86-64
- Phase 2 prefers Alpha
- We always prefer Thumb at low power budgets




#### Outline

- Motivation
- ISA diversity
- Design Space Exploration
  - Navigation and Optimization
  - Inference: ISA-microarchitecture co-design
  - Inference: ISA-affinity
- Compilation and Runtime Strategy
- Key Points



### **Design Space Exploration**





## Design Space Exploration Choice of ISAs

- To keep the design space exploration tractable, we select our target ISAs a priori
- Our target ISAs: Thumb, Alpha and x86-64
- Full ISA customization only increases the potential performance and energy gains



## Design Space Exploration Choice of micro-architectural parameters

Design Parameter	Design Choice
Execution Semantics	In-order, Out-of-order
Issue Width	1, 2, 4
Branch Predictor	Local, Tournament
Reorder Buffer Size	64, 128 entries
Physical Register File (integer)	96, 160
Physical Register File (FP/SIMD)	64, 96
Integer ALUs	1, 3, 6
Integer Multiply/Divide Units	1, 2
Floating-point ALUs	1, 2, 4
FP Multiply/Divide Units	1, 2
SIMD Units	1, 2, 4
Load/Store Queue	16,32 entries
Instruction Cache	32KB 4-way, 64KB 4-way
Private Data Cache	32KB 4-way, 64KB 8-way
Shared Last Level (L2) cache	4-banked 4MB 4-way, 4-banked 8MB 8-way



## Design Space Exploration Choice of micro-architectural parameters

Design Parameter	Design Choice
Execution Semantics	In-order, Out-of-order
Issue Width	1, 2, 4
Branch Predictor	Local, Tournament
Reorder Buffer Size	64, 128 entries
Physical Register File (integer)	96, 160
Physical Register File (FP/SIMD)	64, 96
Integer ALUs	1, 3, 6
Integer Multiply/Divide Units	1, 2
Floating-point ALUs	1, 2, 4
FP Multiply/Divide Units	1, 2
SIMD Units	1, 2, 4
Load/Store Queue	16,32 entries
Instruction Cache	32KB 4-way, 64KB 4-way
Private Data Cache	32KB 4-way, 64KB 8-way
Shared Last Level (L2) cache	4-banked 4MB 4-way, 4-banked 8MB 8-way




# Design Space Exploration Pruned design space

Design Parameter	Design Choice
ISAs	Thumb, Alpha, x86-64
Execution Semantics	In-order, Out-of-order
Issue Width-Function Units	1-low, 1-med, 2-med, 4-med, 4-high
Branch Predictor	Local, Tournament
ROB-IntReg-FPReg	64- <mark>96</mark> -64, 128- <mark>160</mark> -96
Load/Store Queue	16,32 entries
Cache Hierarchy	32K/4-4M/4, 32K/4-8M/8, 64K/4-4M/4, 64K/4-8M/8

600 single core and 130 billion 4-core configurations



# Design Space Exploration Optimal Configurations




28 optimal homogeneous, single-ISA heterogeneous and heterogeneous-ISA designs each





## Design Space Exploration Budget Constraints

#### **Tight constraints**

(all cores are small)










#### **Liberal constraints**

(all cores free to be big)











## Design Space Exploration Multi-programmed workload throughput



We always gain more from ISA heterogeneity than hardware heterogeneity



## Design Space Exploration Multi-programmed workload throughput




We always gain more from ISA heterogeneity than hardware heterogeneity




## Design Space Exploration Multi-programmed workload throughput

ISA-heterogeneity benefits come from:


- ISA-affinity: different code regions have a natural affinity for one ISA or another
- ISA-microarchitecture co-design: squeeze in more powerful cores into the same budget








# Design Space Exploration Optimal Configurations



28 optimal homogeneous, single-ISA heterogeneous and heterogeneous-ISA designs each




## Design Space Exploration Multi-programmed workload energy efficiency



- > 22% energy savings and 28% reduction in EDP at ZERO performance loss
- We gain performance and decrease energy simultaneously




# Design Space Exploration Optimal Configurations



28 optimal homogeneous, single-ISA heterogeneous and heterogeneous-ISA designs each




## Design Space Exploration Single Thread Performance



- Multiple small cores and one large core optimized for high performance
- Combining the dual benefits of ISA-affinity and area efficiency of Thumb, heterogeneous-ISA CMPs provide as much as 35% speedup, under the most tight area constraints




# Design Space Exploration Optimal Configurations



28 optimal homogeneous, single-ISA heterogeneous and heterogeneous-ISA designs each




## Design Space Exploration Inferences – ISA-microarchitecture co-design






## Design Space Exploration Inferences – ISA-microarchitecture co-design




# Design Space Exploration Inferences – ISA-affinity






## Design Space Exploration Inferences – ISA-affinity





# Design Space Exploration Inferences – ISA-affinity







#### Outline

- Motivation
- ISA diversity
- Design Space Exploration
  - Navigation and Optimization
  - Inference: ISA-microarchitecture co-design
  - Inference: ISA-affinity
- Compilation and Runtime Strategy
- Key Points



## Compilation and Runtime Strategy







#### **Symmetrical Fat Binary**

All data objects are consistently referenced by the same address in all ISAs



## Compilation and Runtime Strategy





## Powerful architecture-independent Intermediate Representation

Hints for State Transformation at the time of migration




## Overview of migration

Program state transformation on core -II Migwaitidmtce Gaesteld!! Stack **Heterogeneous-ISA Architecture** ISA - I ISA - II L1 L1 **L2** L2 **Data Sections Already consistent** L1 ISA - III L2 **Code Section Code Section** (ISA - I)(ISA - II)PC migration-safe point (known at compile-time)




## **Execution Migration Timeline**



**Migration Overhead = Binary Translation + Program State Transformation** 




#### Migration Cost – arbitrary migrations



- Average migration cost: 4 milliseconds
- Binary Translation time dominates the migration cost



#### Speedup accounting for Migration Cost



- Performance degradation: 0.4-0.7%
- Overall speedup due to migration: 11%



## **Key Points**

- Heterogeneous-ISA CMP can outperform the best Single-ISA heterogeneous CMP by as much as 21% or provide 23% energy savings and 32% reduction in EDP.
- ISA-microarchitecture co-design is critical. There is significant synergy in combining hardware heterogeneity and ISA heterogeneity.
- Where hardware heterogeneity alone cannot provide any benefits, ISA-affinity still continues to provide both performance and energy gains.



## Thank You!